



[11] Patent Number:

5,348,164

[45] Date of Patent:

Sep. 20, 1994

# Jnited States Patent [19]

Heppler

[54] METHOD AND APPARATUS FOR TESTING INTEGRATED CIRCUITS

[75] Inventor: Steve W. Heppler, Kuna, Id.

[73] Assignee: Micron Semiconductor, Inc., Boise,

Id.

[21] Appl. No.: 46,246

[22] Filed: Apr. 13, 1993

### [56] References Cited

## U.S. PATENT DOCUMENTS

4 601 831	9/1987	Suzuki et al 209/573
4 722 450	3/1088	Tateno 209/573 X
4,733,437	2/1080	Heigl 209/573
4,803,777	12/1000	Mizuno et al 209/655 X
4,970,330	7/1002	Sugai
5,230,432	1/1773	Kobayashi 324/158 F X
5.261.775	11/1993	Kooayasm

### FOREIGN PATENT DOCUMENTS

55-27955 2/1980 Japan ...... 209/572

#### OTHER PUBLICATIONS

Welcon Sockets and Connectors, Wells Electronics, Inc. 1701 S. Main St., South Bend, Ind., 46613 1991.

Primary Examiner—D. Glenn Dayoan
Assistant Examiner—Tuan N. Nguyen
Attorney, Agent, or Firm—Michael W. Starkweather

#### [57] ABSTRACT

There is an IC (integrated circuit) testing device 11 that receives singulated ICs from a singulation station's bottom table 44, where an IC 15 has slid down onto loading ramp or track 16. The IC will slide into test station 18, where stop pin 22 has been inserted to stop the IC in DUT (device under test) station 20. In the DUT station, the IC is securely held in position by an extractor bar 26, insertion bar 28, and a part guide 24. Thereby, test cite station 18 will move downward and insert IC 15 into testing socket 30. After testing the IC, testing station 18 returns upward with the IC in the same secured position. Pin 22 will be removed to allow the IC to slide into part holding station 31. If the IC was not defective, pin 32 will be removed to allow the IC to slide onto track 36 of the IC separator station 34. While the test cite station 18 is in the up position a second IC is slid along track 16 and loaded into DUT cite 20 being readied for the next test cycle. However, if the first IC was found to be defective, pin 32 will be positioned so as to stop the IC from sliding onto track 36. Thereby, the test cite 18 will proceed to the down position to test the second IC, and simultaneously pin 32 will be removed to now allow the defective IC to slide onto track 38. The second IC has now completed its testing and is ready to proceed to the remainder of the cycle.